



GraphLily - Accelerating Graph Linear Algebra on HBM-Equipped FPGAs

The purpose of GraphLily is to accelerate sparse matrix linear algebra computations on a Xilinix Field Programmable Gate Array (FPGA) by leveraging the While kernels for sparse and dense matrix multiplication have already been implemented, my project aims to adapt these existing kernels with HBM and

The hardware accelerators can benefit from HBM due to the significantly higher data transfer rate over the standard Double Data Rate (DDR) memory onboard

Ideally, with the added HBM channels, once we incorporate this design, we hope to increase our performance from 230 MHz to 275-285 MHz, which is almost

Multi-tenancy

What is Multi-tenancy:

The ability for multiple users to use the same device or hardware simultaneously



- Goal is to allow for multiple matrices to be computed at the same time • Create a diagonal matrix with start of matrix B starting at the bottom right
- adjacent index of matrix A • Combine test vectors together, created function that only performs matrix vector multiplication on each user's matrix depending on the number of columns in each User's matrix
- Returns both User A and User B results synchronously

Tasks		
0	Combined Matrix 1 - User A + User B SK0, SK1, SK2	
1		

Testing Strategy:

- Calculate timing for performing matrix computations for each user individually and combine to find total time
- Calculate timing for combine matrix computation
- Depending on timing, determine if the combined matrix is worth the additional hardware resources and utilization based on the following example:

Independent Matrix Timing Analysis: User A – 5 Seconds User B – 10 Seconds

Total Time: 15 Seconds

Combined Matrix Timing Analysis – 11 Seconds

User A must wait an additional 6 seconds to receive results of the combined matrix, though User B would get their results back 4 seconds earlier as they no longer have to wait for User A to finish before they can start their task.

Future Implementations:

Use scheduling with OpenCL to split the matrix vector computations onto different sub-kernels to allow for multiple matrix vector operations to execute at the same time, allowing for asynchronous result output for each User.

Requirements:

Command Queue

|--|

This Command Queue keeps track of which user is in line as well as which sub kernel is available: SK0, SK1, and SK2.

If successful, the new timing diagram would look like the following:



References

[1] Abanti Basak, et al. "Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads." HPCA 2019 [2] N. Srivastava, et al. "Matraptor: A sparse-sparse matrix multiplication accelerator based on row-wise product," Int'l Symp. on Microarchitecture (MICRO), 2020.

[3] Y. Hu, et al. "GraphLily: Accelerating Graph Linear Algebra on HBM-equipped FPGAs" ICCAD 2021 [4] Y. Du, et al. "High-Performance Sparse Linear Algebra on HBM-equipped FPGAs Using HLS: A Case Study on SpMV" FPGA 2022 [5] X. Chen, et al. ThunderGP: Resource-Efficient Graph Processing Framework on FPGAs with HLS, ACM TRETS 2022



User B User C

User A